# AN6398, AN6398S

## VTR SECAM Color Killer Circuits

#### Outline


The AN6398 and the AN6398S are integrated circuit designed for VTR SECAM killer and constitute a VTR SECAM-system color signal processing circuit by combining with the AN6397 or the AN5397S.

#### Features

- The functions consist of:
   Noise-gate circuit
   SECAM-killer circuit
- Supply voltage: 5V

## AN6398 Unit: mm b19 2C 3C 4C 5C **þ**18 b17 **b**16 15 b14 13 12 -8.6 ± 0.3- $4.7 \pm 0.25$ $3.05 \pm 0.25$ 0.35+0.25 $10.16 \pm 0.25$ 20-Lead DIL Plastic Package AN63985 Unit: mm 201 **-**119 301 ----18 **33**017 500 ₩16 6Ⅲ ш15 JII)14 **-**13 **111**12 20-Lead PANAFLAT Package (SO-20D)

## Block Diagram



### Pin

Pin No.	Pin Name	Pin No.	Pin Name		
1	ID Gate Pulse	11	Killer Output		
2	Chroma Input (I)	12	Chroma Output		
3	GND	13	Auto/Manual SW		
4	ID Gate Output	14	Chroma Input (I)		
5	Trap Filter Output	15	V Blank Pulse Input		
6	Filter	16	V <sub>cc</sub>		
7	Half f <sub>H</sub> Tuning Amp. Output	17	MM3 Control		
8	Half f <sub>H</sub> Input	18	MM2 Control		
9	S & H	19	MM1 Control		
10	GND .	20	H Sync. Pulse Input		

## ■ Absolute Maximum Ratings (Ta=25°C)

Item	Symbol	Rating	Unit
Supply voltage	$ m v_{cc}$	6.0	V
Power dissipation (Ta=70℃)	$P_D$	250	m W
Operating ambient temperature	Торг	$-20 \sim +70$	°C
Storage temperature	Tstg	-40~+125	°C


## ■ Electrical Characteristics ( $V_{CC} = 5V$ , $T_a = 25^{\circ}C \pm 2^{\circ}C$ )


Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Total circuit current	I <sub>tot</sub>	1		22		43	mA
ID gate pulse input sensitivity	S <sub>1</sub>	2		2			$V_{P-P}$
Forced color input voltage	V <sub>I(H-13)</sub>	3		4.5		5	V
Forced monochrome input voltage	V <sub>I (L-13)</sub>	4		0		0.5	V
Lead-in current (Killer mode)	$I_{O-11}$	4	Pin 1 0.3 V	0.5		2	mA
Monochrome evaluation level (Killer mode)	S(B/W-9)	5				1.3	V
Color evaluation level (Killer mode)	S(Color-9)	5		2.2			v
H Sync. pulse input voltage (High)	V <sub>IH-20</sub>	6		3.5		5	V
H Sync. pulse input voltage (Low)	V <sub>IL-20</sub>	6		0		0.5	· v
V blank pulse input voltage (High)	$V_{IH-15}$	7		3		5	v
V blank pulse input voltage (Low)	$V_{IL-15}$	7		0		0.3	V
Gate amp. gain	G <sub>V-12</sub>	8	Pin 4 input 400 mV <sub>P-P</sub>	1		6	dB
Gate amp. cross talk	CT 12	8				-30	dB
Gate amp. offset voltage	Voffset	9		<b>-50</b>		+ 50	mV

Note) Operating supply voltage range  $V_{\text{CC(opr)}}$ =4.5 $\sim$ 5.5V


Pin (1) as shown below

Pin 4 -[]-







Test Circuit 2 (S<sub>1</sub>)



Test Circuit 3 (V<sub>I(H-13)</sub>)



Test Circuit 4  $(V_{I(L-13)}, I_{0-11})$ 



V 14-13 is a Pin  $\mathfrak{P}$  DC voltage when a sine wave of about  $0.4V_{P-P}$  is output to the Pin $\mathfrak{P}$ .

Note) Adjust Pin② external L properly so that the following relations with Pin② external C will be met: (about 7.1mH)

 $\frac{f_H}{2} = \frac{1}{2 \times \sqrt{I_L C}}$ 

Test Circuit 5  $(S_{(B/W-9)}, S_{(Color-9)})$ 


V<sub>((L-13)</sub>: Pin<sup>®</sup> voltage when the Pin<sup>®</sup> leads in a current of about 1mA.

I<sub>0-11</sub>: Pin lead-in current when a Pin voltage is 0V

Note 1) Pin  $\bigcirc$  external L-C relations should be  $\frac{\text{IH}}{2} = \frac{1}{2\pi\sqrt{\text{L C}}}$ 

Note 2) Adjust the Pin 7 external variable resistor so that a Pin 8 amplitude will be  $0.9V_{P-P}$ .

5 MHz Sine Wave



Oscilloscope

20 19 18 17 16 15 14 13 12 11

AN6398, AN6398S

1 2 3 4 5 6 7 8 9 10

Test Circuit 6 (V<sub>IH-20</sub>, V<sub>IL-20</sub>)


S<sub>(S,/W-9)</sub>: Pin (9) voltage when a Pin (12) voltage comes Low (about 0.4V)

S<sub>(Color-9)</sub>: Pin @ voltage when the Pin @ voltage comes High (about 5V)

 $V_{\text{IL}-20}$ : Pin 20 voltage to output a sine wave of about  $0.6V_{P-P}$  to the Pin 20

 $V_{\text{IH-20}}$ : Pin @ voltage not to output the level signal above to the Pin @


#### Test Circuit 7 $(V_{IH-15}, V_{IL-15})$




 $V_{\text{IL-15}}$  : Pin (3) voltage to output a sine wave of about 0.6  $V_{\text{P-P}}$  to the Pin (2)

 $V_{\text{IH-15}}$  : Pin 5 voltage not to output the signal of the level above to the Pin 2


#### Test Circuit 8 (G<sub>V-12</sub>, CT<sub>12</sub>)



 $G_{V-12}$ : Ratio of Pin @ output amplitude and Pin @ input amplitude when the Pin @ is set to 5V



### Application Circuit




#### Precautions for Use

1) MM1, MM2 and MM3 delay times

$$T_{\text{\tiny D}} {=} C_{\text{\tiny X}} {\cdot} R_{\text{\tiny X}} {\cdot} \text{In2} \quad C_{\text{\tiny X}} \; \, \blacktriangle \left( \begin{array}{c} C_{\text{\tiny X}} \; \text{and} \; R_{\text{\tiny X}} \; \text{are external constant} \\ \blacktriangledown \\ \text{values for each } MM) \end{array} \right)$$

2) MM1 through MM3 standard setting



- 3) Half H frequency adjustment Use LC so that a value of Pin external LC will be  $\frac{f_H}{2} = \frac{1}{2\pi\sqrt{LC}}$
- For a value the Pin⑦external variable reststor, make adjustment so that Pin®input signal level will be  $0.90V_{P-P}$  when inputting a standard-standard-level signal to combined AN6397 and inputting the

standard-level signal to the Pins ① and ② of AN6398.

4) Half H level adjustment

# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
  - Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - · Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
  - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20080805